Job Description :
In your new role, you will:
In your new role, you will:
- Responsible for leading STA and Timing Closure of complex, low power SoCs
- Key contribution to timing sign-off methodology development for lower technology nodes (40/28/22nm and beyond)
- Ownership of constraints development for functional/test modes at pre and post layout stage
- Opportunity to work on IO timing closure for critical interfaces like Serial Peripheral and External Memory Interfaces
- Timing analysis and convergence of large hierarchical design across multiple modes and corner
- Interact with RTL and DFT teams on timing feasibility and performance assessment
- Work closely with physical design team for timing/SI closure
Your ProfileYou are best equipped for this task if:
- B.Tech or M.Tech relevant work experience and specialization in VLSI design
- Strong hands-on technical experience in constraints development, timing analysis/closure of SoCs
- Experience in low-power synthesis and equivalence checks will be a plus
- Expert user of industry standard tools for timing signoff
- Experience in scripting languages (shell, perl, tcl) and Make flow
- Must be well organized, methodical and detail oriented
Benefits
What we offer you at Bangalore
In India a team of 200 people works on hardware and software development for automotive and chip card & security solutions.
Source link