DFT Engineer – Bangalore and Onsite Job For 10-15 Year Exp In Qusol Consultancy Private Limited Bengaluru / Bangalore – 435676

Functional Area : IT – Software Functional Role : IT Software – Embedded / EDA / VLSI / ASIC / Chip Des Experience : 4 – 8Years Job Location : Bangalore Job Description : Work Package Verification of the test logic , test pattern generation , test pattern re – simulation (unit delay and timing) for Synopsys IPs: DDR3 / 2 , PCIe , and USB2 / 3 within the SOC Use IP provided test cases and create new test cases. Deliver SOC level resimulated test pattern for ATE for the mentioned IPs. Here are the expertize required in the candidate Verification expert (Mostly Verilog , some System Verilog knowledge will be of advantage). Cadence NCSIM simulation tool. ATE pattern generation , re – simulation and pattern sign – off knowledge. Candidate will be using Lantiq test bench and will be introduced to TOPS Flow{internal tool} for test pattern generation and re – simulation. Experience: 4 to 8 years Location: Bangalore(Trip to Singapore)